“JEDEC JEP142 (R2009) PDF” has been added to your cart. View cart
JEDEC JEP147 PDF
Original price was: $53.00.$32.00Current price is: $32.00.
PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER (VNA)
| Published by | Publication Date | Number of Pages |
| JEDEC | 10/01/2003 | 11 |
JEDEC JEP147 – PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER (VNA)
This procedure describes a recommended way to measure pin capacitance of devices with SSTL (Stub Series Terminated Logic) interface pins by use of a Vector Network Analyzer. One purpose of this standard procedure is to reduce the lengthy and often inaccurate footnote – usually found around the specification of pin parasitics – to a simple reference to this document. In special cases modifying statements may adjust this procedure to the special needs of certain component.
| Published | 10/01/2003 |
|---|---|
| Number of Pages | 11 |
| File Size | 1 file , 260 KB |
| Note | This product is unavailable in Russia, Ukraine, Belarus |
Be the first to review “JEDEC JEP147 PDF”
Reviews
There are no reviews yet.