JEDEC JESD8-6 PDF
Original price was: $60.00.$36.00Current price is: $36.00.
ADDENDUM No. 6 to JESD8 – HIGH SPEED TRANSCEIVER LOGIC (HSTL)- A 1.5 V OUTPUT BUFFER SUPPLY VOLTAGE BASED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS
| Published by | Publication Date | Number of Pages |
| JEDEC | 08/01/1995 | 20 |
JEDEC JESD8-6 – ADDENDUM No. 6 to JESD8 – HIGH SPEED TRANSCEIVER LOGIC (HSTL)- A 1.5 V OUTPUT BUFFER SUPPLY VOLTAGE BASED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS
This standard is a 1.5 volt high performance CMOS-based interface document suitable for high I/O count CMOS and BiCMOS devices operating at frequencies in excess of 200 Mhz.
| Published | 08/01/1995 |
|---|---|
| Number of Pages | 20 |
| File Size | 1 file , 410 KB |
| Note | This product is unavailable in Russia, Ukraine, Belarus |
Be the first to review “JEDEC JESD8-6 PDF”
Reviews
There are no reviews yet.